In this paper, we present two-way and four-way power dividers that operate in wideband over K-band. To maximize the integrability with other circuit blocks, the power dividers are designed in a purely digital CMOS technology without any RF back-end-of-line process. We discuss a design issue arising from the high loss of transmission lines in the digital process. A capacitor-loaded Wilkinson topology is adopted for a compact size. The proposed dividers are implemented in a 0.13-μm digital CMOS process with automatic dummy metal fills. We also analyze the effect of the dummy fills on the power divider performance, showing good agreement with measured results.
Introduction
A power divider (or combiner) is an essential circuit block for wireless communication and radar systems. For example, in a phased-array transceiver system, an RF signal must divide into multiple channels via a power divider with good matching and isolation performance [1] .
As silicon technology has progressed recently, there has been a driving force to integrate the entire system including RF and digital circuit blocks on a single chip [2] . The full integration not only lowers the manufacturing cost, but also increases the flexibility of the system functions. In particular, these benefits would be maximized if the single-chip integration is fulfilled in a purely digital CMOS technology. As there is no additional RF back-endof-line process needed, the system could be integrated with a lower cost and higher reliability.
One challenge to the system integration in a digital CMOS technology is the low-loss and compact design of RF passive circuits such as power dividers, transmission lines, and inductors. Since no thick metal is available (usually, the top metal thickness is no more than 1 μm in a digital process), the effect of high loss must be considered in the passive circuit design. Although several works have reported on the inductor design in a digital CMOS [3, 4] , rarely found are the works on other RF passive circuits such as power dividers. In this paper, we present two-way and four-way Wilkinson power dividers that were modified for a digital CMOS technology. Compared to a conventional Wilkinson divider, the transmission line and isolation network were adjusted to take into account high loss of the top metal. In addition, a capacitorloaded technique was utilized to minimize the chip size, thus increasing the integrability of the proposed power dividers.
Two K-band power dividers were designed and implemented in a 0.13-μm digital CMOS technology. In modern fabrication technologies, dummy metal fills are automatically placed to make the metal density uniform under the CMP (chemical-mechanical polishing) process. The dummy fills impose extra capacitance and eddy current loss onto transmission lines, thereby deviating the power divider performance from that of the original design. The effect of the dummy fills on the divider performance was analyzed by full EM simulations and compared with the measurement results. Fig. 1 (a) shows a conventional two-way Wilkinson power divider, which consists of two quarter-wave transmission lines and an isolation resistor. The input and output matching is achieved by the quarter-wave lines that convert the port impedance of 50 Ω into 100 Ω. This requires a characteristic impedance of 70.7 Ω. Unfortunately, in a digital CMOS technology, it is challenging to implement a transmission line with such a high real number of characteristic impedance. Since no thick metal is available, the metal resistance is comparable to the metal inductive reactance at K-band frequencies. The characteristic impedance considering the non-negligible metal resistance is derived as:
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where G ωC is assumed. The propagation constant considering the metal loss is also derived in a similar way as:
It should be noted that the characteristic impedance of a lossy line in a digital CMOS technology contains a capacitive reactance, while the phase constant remains unchanged from the lossless case. Therefore, a quarterwave line would not achieve the ideal impedance transformation (from 50 Ω to 100 Ω) required for the port matching in conventional Wilkinson dividers. Instead, the line length must be adjusted to offset the capacitive characteristic impedance of a lossy line. Fig. 1 (b) shows the transformed impedance of 50 Ω by a lossy line of |Z 0 | = 70.7 Ω. The attenuation constant is assumed to be 0.8 dB/mm. As expected, a quarter-wave line (θ = 90 • ) would transform 50 Ω into an impedance that contains a capacitive reactance (Z trans = 93 − j14 Ω). To achieve the required impedance of Z trans = 100 Ω without a reactance, the electrical length should be lowered to 75 • . Fig. 1 (c) shows the schematic of a proposed two-way Wilkinson power divider operating at a center frequency of 24 GHz. To reduce the chip size, the transmission line of 75 • is implemented with a capacitor-loaded technique [5] . By adding two shunt capacitors (C s ) of 22 fF and increasing the characteristic impedance to 80 Ω, the 75 • -line is synthesized with a smaller electrical length of 60 • .
The isolation network consists of a resistor of 100 Ω and a compensation capacitor (C comp ) of 38 fF. Since the effective electrical length of the transmission lines is reduced from 90 • to 75 • , the isolation performance between the two output ports will be disrupted. Hence, we added a compensation capacitor to provide extra phase advance to the isolation network, thereby compensating for the reduced phase delay of the transmission lines. This enhances the isolation performance because two signal paths between the output ports -through the transmission lines and through the isolation network -become 180 • out-of-phase with each other.
A 24-GHz four-way power divider is also designed in a similar manner by combining three two-way dividers, as shown in Fig. 1 (c) . The shunt and compensation capacitors are slightly tuned to reflect the inter-stage mismatches.
The power dividers are implemented in a 0.13-μm digital CMOS technology with one poly and six metal layers. All metals have a thickness of 0.5 μm except for the bottom metal which has a thickness of 0.4 μm. The oxide thickness between the top and bottom metals is 4.85 μm. All transmission lines are designed in the form of microstrip lines. The top metal (M6) is used for a signal line, while the bottom metal is for a ground to suppress the substrate loss. Since a high characteristic impedance (Z 0 = 80 Ω) is needed, a coplanar waveguide (CPW) structure or a stacked metal structure was not chosen. The electrical length of 60 • of the microstrip line corresponds to 1030 μm at 24 GHz.
The simulated performance of the power dividers is shown in Fig. 2 . The two-way power divider presents the insertion loss less than 4.4 dB over a frequency band between 18 and 30 GHz. The input/output return loss and isolation are larger than 14.1 dB over the same bandwidth. The fourway power divider achieves the insertion loss less than 8.8 dB, input/output return loss larger than 17.3 dB, and isolation larger than 12.8 dB over the same bandwidth.
Experimental results
In modern CMOS technologies, dummy metal fills are required to maintain the uniform metal densities in the CMP process. The dummy metal fills may be generated automatically during the fabrication, which affects the RF circuit performance significantly. In particular, a microstrip line with dummy metals placed in between the signal line and ground suffers from electromagnetic coupling and eddy current, as shown in Fig. 3 (a) . The electromagnetic coupling raises the line capacitance and lowers the inductance, thereby decreasing the characteristic impedance. The eddy current in the dummy metals raises the line resistance, thereby increasing the attenuation constant. Fig. 3 (b) compares the performance of measured microstrip lines with and without dummy metal fills. The characteristic impedance of the line with the dummy metal fills is lowered by 27% while the attenuation constant increases by 0.4 dB.
The dummy metal fills adversely affect the experimental results of the power dividers, as shown in Fig. 3 (c) . The operating frequency is shifted downward and the insertion loss is increased. The two-way and four-way power dividers exhibit 5.6 dB and 11.0 dB of insertion loss at K-band, respectively. These effects are also predicted by a full EM simulation using HFSS. To enhance the simulation efficiency, we place dummy metals only on a single layer (M5) as a dominant factor, which is enough for accurate results. The simulated performance agrees well with the measurements. The chip sizes of the two-way and four-way power dividers are 320 × 210 μm 2 and 730 × 390 μm 2 , respectively, excluding probing pads. The effect of probing pads was de-embedded through a standard SOLT calibration procedure during the measurements.
Conclusion
Two-way and four-way power dividers operating at K-band were designed in a digital CMOS technology. Since no additional RF process is required, the power dividers are highly integrable with other analog and digital circuits in communication and radar systems. The design techniques taking into account the high loss of transmission lines are presented. The fabricated power dividers were experimentally characterized along with the effect of dummy metal fills.
